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Redundancy Approaches in Bubble Domain Memories 
The problem:	 The faulty chips must be discarded or each chip must

During the fabrication of integrated circuit chips, , contain a number of excess memory elements and inter-
errors or inconsistencies appear which render portions
	 face connections so that the excess elements can be used 
of the elements of the chip useless.
	 in lieu of the faulty elements. 
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The solution: 
The makeup of each chip can be altered after fabri-
cation to circumvent the faulty memory elements. This 
technique requires no additional interface connections 
and greatly reduces the number of excess or redundant 
elements formerly built into the chip. 
How it's done: 
A simplified block diagram of a bubble memory chip 
with redundancy is shown in the figure. S)vitch SW-i is 
a "normally-upper-path" switch and SW-2 is "normally-
lower-path". 
The chip is tested after fabrication either electrically 
or visually. If all the regular shift registers, i.e., 1,2,3, 
and 4 in this case, perform correctly nothing more is 
done. The chip performs as a normal nonredundant 
chip with only four registers. No matter what combi-
nation of currents is applied to decode lines A and B, 
i.e., (++), (+-), (-+), or (--), the magnetic bubble from 
the redundant generator always goes to a bubble eater. 
If one of the four shift registers or its associated 
decoder section is faulty, the redundant register is given 
the personality of the faulty register as follows. In the 
decoder section corresponding to the spare register, each 
decode line branches out to two lines which then rejoin 
each other again. During the personalizing process one 
branch of line "A" and one branch of line "B" are opened 
Since the spare register can be switched in any one of 
four ways, the spare can be given the personality of any 
one of the four regular registers. The additional area per 
chip required for this capability is small because only 
the decoder is doubled in size. With a memory of 2" 
shift registers of B bits each, the increase is:
(2n +	 n	 n 
+ 
(n+-)	 (..+ n)(.... n) 
For example, a memory of 2 16 shift registers (n=16) 
with 512 bits each (B=512), the increase in area is 1/17, 
of less than 10 percent. The line branches may be opened 
by selective etching, fusable links, or laser beams. 
Notes: 
1. Information concerning this innovation may be of 
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